Pipeline Register (流水寄存器)

这个中文翻译也太扯淡了

由于Pipeline 把instruction 分成不同的stage, the time needed by each stage is different. So we need to set a time which is slightly longer than the longest time needed among all the stages.

The purpose for using pipeline register is to ensure clock synchronization. When the clock cycle edge arrives, all the stages will go to next step at the same time.

评论

此博客中的热门博文

Embedded System interview Question

MicroKernel & Exokernel 操作系统未来可能的发展

中国城市房地产分析